

LPV Gain-scheduling Control for a Phase-shifted PWM Full-bridge Soft Switched Converter

*Chih-Chieh Chen, **Cheng-Lun Chen, **Jing-Xie Chang, and **Cheng-Fu Yang

**Wiwynn Corporation, New Taipei City 22102, Taiwan*

***Department of Electrical Engineering, National Chung Hsing University, Taichung 40227, Taiwan
(e-mail: *dennisbest7735@gmail.com, **chenc@dragon.nchu.edu.tw)*

Abstract: This paper presents an output feedback LPV gain-scheduling control design for a class of PSPWM full-bridge power converters. The design starts with an averaged model of the converter with adequate complexity. One main contribution of this work is to demonstrate how to reformulate the averaged model into an LPV one. A gain-scheduling controller can then be synthesized taking advantage of the design framework of LPV-based H-infinity control. Forming the open-loop LPV system and synthesizing the controller, a repetitive control module and an anti-windup scheme are incorporated into the design. The proposed design is further justified with a numerical simulation.

Keywords: Anti-windup; LPV gain-scheduling; phase-shifted PWM full-bridge converter; repetitive control

1. INTRODUCTION

Conventional linear power converters are gradually replaced by switching power converters because of the advantages such as being compact, lightweight, high-efficiency and larger input voltage range. With the rapid development and prevalence of personal computers, mobile communication devices, and automotive electronics in recent years, necessity of stability and efficiency for converters is increased. Among the switching power converters, the phase-shifted pulse-width modulated (PSPWM) full bridge soft switched power converter (Mweene, Wright, & Schlecht, 1989; Redl, Sokal, & Balogh, 1991) and corresponding modifications (Brunoro & Vieira, 1999; Cho, Sabate, Hua, & Lee, 1996; Hua, Lee, & Jovanovic, 1993; Yungtaek Jang & Jovanovic, 2004; Yungtaek Jang, Jovanovic, & Chang, 2003; Redl, Balogh, & Edwards, 1994) have become a widely used circuit topology due to various beneficial characteristics. The ZVS operation significantly reduces switching losses and stresses, and eliminates the need of primary snubbers. Hence, the circuit is capable of high switching frequency operation with improved power density and conversion efficiency.

The input and output voltages for switching power are often subject to fluctuations due to unstable power sources (such as batteries or utility lines) and varying load current, respectively. Most applications (in addition to laboratory power supplies) require constant output voltage or current of wide-ranging adjustability. Some even have need for variable output voltage. Therefore, feedback control has been incorporated into switching power converters to not only stabilize, but also improve the performance robustness of the output voltage.

Most of the closed-loop control designs study simple dc-dc (buck, boost, or buck/boost) converters with immediately obtained linear or nonlinear mathematical models. Design

approaches ranging from linear to nonlinear control have been introduced in the literatures (Carbonell, Garcerá, & Hilario, 1999; Mariéthoz et al., 2010; Ng, Leung, & Tam, 1997; Oettmeier, Neely, Pekarek, DeCarlo, & Uthaichana, 2009; Carlos Olalla, Leyva, El Aroudi, & Garces, 2009; C Olalla, Leyva, El Aroudi, Garces, & Queinnec, 2010; Torres-Pinzon & Leyva, 2009). Aside from closed-loop stability, taking into account voltage/current disturbances, parametric uncertainty of components, and nonlinearities due to PWM switching has increasingly been deemed as an essential aspect of control design. Resorting to nonlinear control technique may directly tackle the nonlinearities. The drawback, in general, is the absence of a systematic design framework in unifying various design objectives, such as stability, rejection of disturbance, actuator saturation, and reduction of sensitivity to parametric uncertainty. By linearizing the averaged model of the converter around an operating point, linear robust control paradigm provides the aforementioned design framework, and the formulated problem can readily be solved using existing numerical tools. However, the design will only guarantee stability and performance for a small region around the operating point. Recent development in the field of linear matrix inequalities (LMI) has inspired a new development of linear robust control, which can now address certain category of nonlinear systems, i.e., those formulated as linear parameter varying (LPV) systems, with the so-called LPV gain scheduling control (Gahinet, P., & Apkarian, P. 1994; Becker, G., & Packard, A. 1994). Apart from inheriting the aforementioned benefits of linear robust control design, utilization of LPV gain scheduling control can extend the operation range of a system.

In spite of its advantageous features, feedback control for soft switched PSPWM full-bridge converters is still confined to simple linear time-invariant design, e.g., proportional-integral (PI) or lead-lag compensators based on a linearized model

(Cho et al., 2010; Lim, Lim, & Chung, 2007; Liu, Meyer, & Liu, 2009; Tseng, K. H., & Chen, C. L., 2011). As pointed out by (Schutten & Torrey, 2003; Vlatković, Sabate, Ridley, Lee, & Cho, 1992), due to the increased number of topological stages and the PWM duty cycle being affected by input voltage, output voltage, and load current, the dynamics of a PSPWM full-bridge converter is much more sophisticated than that of a simple buck converter. A trade-off needs to be made regarding whether a simple model (e.g., linearized model) or a complex one (e.g., switched model) is to be established for the purpose of control design.

In this work, an advanced gain-scheduling control design is proposed for a PSPWM full-bridge zero-voltage-switching (ZVS) power converter, which can also cope with periodic disturbances and actuator saturation. First, an averaged model of the converter, with decent complexity and appropriate for subsequent control design, is formed. Next, a sequence of steps is presented, which details how to reformulate the averaged model into an LPV one. Note that the suggested steps do not involve approximation or linearization. Finally, an LPV gain-scheduling controller can then be synthesized utilizing corresponding design framework. Note that, in the process of forming the open-loop LPV system and synthesizing the feedback controller, the repetitive control module and the anti-windup scheme are integrated into the design. The feasibility and capability of the proposed design is demonstrated by numerical simulation.

This paper is organized as follows. Section 2 will detail how to formulate the averaged model of a PSPWM full-bridge power converter into an LPV model. Section 3 describes the procedure for synthesizing the output feedback LPV gain-scheduling controller. Numerical simulation and discussion are given in Section 4. Conclusion is made in Section 5.

2. PROBLEM FORMULATION

In this section, we demonstrate how to reformulate the averaged model of a PSPWM full-bridge ZVS converter (see Fig. 1) into an LPV model.




Fig. 1 Circuit topology of a PSPWM full-bridge converter




Fig. 2 The equivalent circuit of the converter

Consider the (simplified) equivalent circuit of the converter shown in Fig. 2. Based on Fig. 2, the averaged model of the converter is described by

$$\frac{d}{dt} \begin{bmatrix} i_L(t) \\ v_o(t) \end{bmatrix} = \begin{bmatrix} 0 & -\frac{1}{L} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix} \begin{bmatrix} i_L(t) \\ v_o(t) \end{bmatrix} + \begin{bmatrix} \frac{nd_{fb}}{L} \\ 0 \end{bmatrix} v_i(t) \quad (1)$$

where i_L is inductance current, v_i is input voltage, v_o is output voltage, d_{fb} is the effective duty cycle, $N_2/N_1 = n$ is the transformer turns ratio, L is inductance, C is capacitance, and R is resistance.

Define $\bar{x}(t) = [i_L(t) \ v_o(t)]^T$ and decompose each state variable into its steady-state and perturbation components:

$$\bar{x} = \bar{X} + \hat{x}, v_i = V_i + \hat{v}_i, d_{fb} = D_{fb} + \hat{d}_{fb} \quad (2)$$

where $\bar{X} = [I_L \ V_o]^T$, V_i , and D_{fb} are steady-state variables with $\hat{x} = [i_L \ v_o]^T$, \hat{v}_i , and \hat{d}_{fb} corresponding perturbation terms. Since the steady-state variables should satisfy

$$\dot{\bar{x}} = \bar{A}\bar{X} + \bar{B}V_i = \begin{bmatrix} 0 & -\frac{1}{L} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix} \begin{bmatrix} I_L \\ V_o \end{bmatrix} + \begin{bmatrix} \frac{nD_{fb}}{L} \\ 0 \end{bmatrix} V_i = 0 \quad (3)$$

Equation (1) can be rewritten as

$$\dot{\hat{x}} = \begin{bmatrix} 0 & -\frac{1}{L} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix} \hat{x} + \begin{bmatrix} \frac{nD_{fb}}{L} \\ 0 \end{bmatrix} \hat{v}_i + \begin{bmatrix} \frac{nV_i}{L} \\ 0 \end{bmatrix} \hat{d}_{fb} + \begin{bmatrix} \frac{n}{L} \\ 0 \end{bmatrix} \hat{d}_{fb} \hat{v}_i \quad (4)$$

For a PSPWM full-bridge ZVS converter, because of leakage, there exists duty cycle loss ΔD on the secondary side, such that $D_{fb} = D_{pwm} - \Delta D$, where D_{pwm} is the duty cycle of the primary voltage. The duty cycle loss (Vlatković, Sabate, Ridley, Lee, & Cho, 1992)

$$\Delta D = 4nI_L L_{lk} f_s - (1 - D_{pwm}) V_o \frac{nL_{lk}}{L} / V_i \quad (5)$$

where L_{lk} is leakage inductance, and f_s is switching frequency. Using (5), the effective duty cycle in steady state can be expressed by

$$D_{fb} = D_{pwm} - \frac{4nI_L L_{lk} f_s - (1 - D_{pwm}) V_o \frac{nL_{lk}}{L}}{V_i} \quad (6)$$

Denote $\hat{d}_{fb} = \hat{d}_b - (\hat{d}_{i_L} + \hat{d}_{v_i} + \hat{d}_{v_o})$, where \hat{d}_{v_o} , \hat{d}_{i_L} , \hat{d}_{v_i} and \hat{d}_b are duty cycle changes caused by the output voltage, filter inductor current, input voltage and duty cycle of the primary voltage. Each variation term of the duty cycle can be derived by taking partial derivative with respect to a corresponding

variable (i_L , v_o , or v_i):

$$\begin{aligned} \hat{d}_{fb} &= \hat{d}_b - \left(\frac{\partial \Delta D}{\partial i_L} \right)_{\substack{v_i=f \\ \hat{i}_L=f \\ v_o=f}} \hat{i}_L + \left(\frac{\partial \Delta D}{\partial v_o} \right)_{\substack{v_i=f \\ \hat{i}_L=f \\ v_o=f}} \hat{v}_o + \left(\frac{\partial \Delta D}{\partial v_i} \right)_{\substack{v_i=f \\ \hat{i}_L=f \\ v_o=f}} \hat{v}_i \quad (7) \\ &= \hat{d}_b - \frac{4nL_{lk}f_s}{V_i} \hat{i}_L + \frac{(1-D_{pwm})nL_{lk}}{V_iL} \hat{v}_o \\ &\quad + \frac{4nI_L L_{lk}f_s - (1-D_{pwm})V_o \frac{nL_{lk}}{L}}{V_i^2} \hat{v}_i \end{aligned}$$

Substituting (6) and (7) into (4), we may use the relationship $v_i = V_i + \hat{v}_i$ to combine terms related to the input voltage. Define $\hat{w} = \hat{v}_i$ as disturbance input and $\hat{u} = \hat{d}_b$ as the input of the actuator. We arrive at

$$\begin{aligned} \dot{\hat{x}}(t) &= \begin{bmatrix} -R_d v_i(t)/V_i L & -1/L + (1-D_{pwm})n^2 L_{lk} v_i(t)/V_i L^2 \\ 1/C & -1/RC \end{bmatrix} \hat{x}(t) \\ &\quad + \begin{bmatrix} n v_i(t)/L \\ 0 \end{bmatrix} \hat{d}_b(t) + \begin{bmatrix} n(D_{pwm} - \Delta D)/L \\ 0 \end{bmatrix} \\ &\quad + \begin{bmatrix} R_d I_L - (1-D_{pwm})V_o n^2 \frac{L_{lk}}{L} \\ 0 \end{bmatrix} v_i(t) \quad (8) \\ &\quad + \begin{bmatrix} 0 \\ 0 \end{bmatrix} \hat{v}_i(t) \end{aligned}$$

where $R_d = 4n^2 L_{lk} f_s$. Denote $sat(\hat{u})$ as the output of the actuator. We may define three varying parameters $\rho = \frac{sat(\hat{u})}{\hat{u}}$, $\varepsilon = v_i(t)$, and $\sigma = \varepsilon \rho$ such that $\varphi = (v_i(t), \frac{sat(\hat{u})}{\hat{u}}, v_i(t) \times \frac{sat(\hat{u})}{\hat{u}}) = (\varepsilon, \rho, \sigma)$. Choose \hat{v}_o as the output of the system. Let $\hat{x}_1 = \hat{i}_L$, $\hat{y} = \hat{x}_2 = \hat{v}_o$, $\hat{w} = \hat{v}_i$, and $\hat{u} = \hat{d}_b$. Define

$$\begin{aligned} A &= \begin{bmatrix} -\frac{R_d}{V_i L} \varepsilon(t) & -\frac{1}{L} + \frac{(1-D_{pwm})n^2 L_{lk}}{V_i L^2} \varepsilon(t) \\ 1/C & -1/RC \end{bmatrix}, B_u = \begin{bmatrix} \frac{n}{L} \sigma(t) \\ 0 \end{bmatrix} \\ B_w &= \begin{bmatrix} \frac{n}{L} (D_{pwm} - \Delta D) + \frac{R_d I_L - (1-D_{pwm})V_o n^2 \frac{L_{lk}}{L}}{V_i^2 L} \varepsilon(t) \\ 0 \end{bmatrix} \end{aligned}$$

An affine parametric varying system of (8) is represented by

$$\begin{bmatrix} \dot{\hat{x}}(t) \\ \hat{z}(t) \\ \hat{y}(t) \end{bmatrix} = \begin{bmatrix} A(\varepsilon) & B_w(\varepsilon) & B_u(\sigma) \\ C_z & D_{zw} & D_{zu} \\ C_y & D_{yw} & D_{yu} \end{bmatrix} \begin{bmatrix} \hat{x}(t) \\ \hat{w}(t) \\ \hat{u}(t) \end{bmatrix} \quad (9)$$

where $\hat{x}(t)$ denote the state, $\dot{\hat{x}}(t)$ is the state derivative,

$\hat{w}(t)$ is the disturbance, $\hat{z}(t)$ is the output related to system performance, $\hat{y}(t)$ is the output, and $\hat{u}(t)$ is the control input. Note that $C_z = [0 \ 1]$, $C_y = [0 \ 1]$, $D_{zw} = 1$, $D_{yw} = 1$, $D_{yu} = 0$ and $D_{zu} = 0$.

3. SYNTHESIS OF AN OUTPUT FEEDBACK LPV GAIN-SCHEDULING CONTROL

This section will present the procedure for synthesis of an output feedback LPV gain-scheduling controller. A repetitive control kernel and an anti-windup mechanism will be embedded into the controller to devote to rejection of periodic disturbances and abatement of actuator saturation.

3.1 Synthesis of Output Feedback Gain-Scheduling

For the LPV system represented in (9), suppose an LPV output feedback dynamic controller is to be designed from \hat{y} to \hat{u} , i.e.,

$$\begin{bmatrix} \dot{\hat{x}}_k(t) \\ \hat{u}(t) \end{bmatrix} = \begin{bmatrix} A_k(\varphi) & B_k(\varphi) \\ C_k(\varphi) & D_k(\varphi) \end{bmatrix} \begin{bmatrix} \hat{x}_k(t) \\ y(t) \end{bmatrix} \quad (10)$$

Equation (10) is a full-order design in the sense that $\hat{x} \in R^n$ implies $\hat{x}_k \in R^n$. The controller matrices in (10) are function of parameter φ , which indicates how gain-scheduling is achieved.

Define $\hat{x}_{cl} = [\hat{x} \ \hat{x}_k]^T$. The closed-loop system with (9) and (10) can be expressed as

$$\begin{bmatrix} \dot{\hat{x}}_{cl}(t) \\ \hat{z}(t) \end{bmatrix} = \begin{bmatrix} A_{cl}(\varphi) & B_{cl}(\varphi) \\ C_{cl}(\varphi) & D_{cl}(\varphi) \end{bmatrix} \begin{bmatrix} \hat{x}_{cl}(t) \\ \hat{w}(t) \end{bmatrix} \quad (11)$$

Denote the LPV closed-loop system as P_{cl} . In the following, we summarize the main theoretic results for synthesizing an LPV H_∞ controller, which takes the form of (10).

The quadratic LPV γ -performance problem: The LPV closed-loop system P_{cl} is exponentially stable and the induced L_2 norm of the system is less than a scalar $\gamma > 0$, i.e.,

$$\|C_{cl}(\varphi)(sI - A_{cl}(\varphi))^{-1}B_{cl}(\varphi) + D_{cl}(\varphi)\|_\infty = \sup_{\|\hat{w}\|_2 \neq 0} \|\hat{z}\|_2 / \|\hat{w}\|_2 < \gamma$$

for all φ belonging to a parameter variation set Φ , if there exist symmetric matrices (R, S) such that the following matrix inequalities hold for all $\varphi \in \Phi$ (Becker, G., & Packard, A. 1994; Gahinet, P., & Apkarian, P. 1994; Becker, G., & Packard, A. 1994):

$$\begin{bmatrix} N_R(\varphi) & 0 \\ 0 & I \end{bmatrix}^T \begin{bmatrix} A(\varphi)R + RA(\varphi)^T & RC_z^T & B_w(\varphi) \\ C_z R & -\gamma I & D_{zw} \\ B_w^T(\varphi) & D_{zw} & -\gamma I \end{bmatrix} \begin{bmatrix} N_R(\varphi) & 0 \\ 0 & I \end{bmatrix} < 0 \quad (12)$$

the sensor and actuator dynamics. For negligible sensor or actuator dynamics, the bandwidth can be assigned to be much larger than that of the open-loop system to ensure least interference. The overall open-loop LPV system with parameter-free input-output matrices can be found after some matrix manipulations, which is depicted in Fig. 4.




Fig. 4 Control structure with repetitive, anti-windup control, and isolated filters

The results summarized in previous section can then be used to synthesize an LPV gain-scheduling controller.

4. SIMULATION RESULTS

The open-loop LPV model is formulated previously. The nominal system parameters listed in Table 1 are specified in accordance with a typical PSPWM full-bridge ZVS power converter in our laboratory. The polytopic parameter variation set Φ of four vertices is specified as

$$\Phi = \{(\varepsilon, \rho, \sigma) : 150 \leq \varepsilon \leq 170, 0.1 \leq \rho \leq 1, \sigma = \varepsilon\rho\}$$

Based on the above simulation setup, with the varying range of ρ specified, the parameters of the weighting filter W_1 can be properly determined to reflect the different performance requirement for the unsaturated ($\rho=1$) and saturated ($\rho < 1$) system. The low-pass filters $H(s)$ and $F(s)$ are selected as

$$H(s) = F(s) = \frac{1}{s / (2p' \cdot 5' \cdot 10^4) + 1}$$

to reflect negligible sensor and actuator dynamics. The low-order attenuated repetitive controller is specified such that the periodic disturbances aimed for rejection are tentatively set at 10000, 15000 and 18000 Hz. Fig. 5 shows the magnitude curves of $H(s)$, $F(s)$, $RC(s)$ and $W_1(s)$. A feasible LPV gain-scheduling controller is acquired using MATLAB Robust Control Toolbox (Balas, G., Chiang, R., Packard, A., & Safonov, M. 2005) according to the above parameter settings, and reaches $\gamma=1.717958$. Structured singular value (μ) is employed to evaluate the nominal performance of the control system. The sensitivity plots for the four nominal closed-loop systems lying at the vertices of the polytope are shown in Fig. 6. A numerical simulation is also performed under the environment of Simulink to justify the design. The input voltage perturbation w is a combination of three sinusoids of amplitude equal to one and frequencies set to 1 kHz, 1.5 kHz, and 1.8 kHz, respectively. Fig. 7 shows that the controller successfully stabilizes the output voltage.

5. CONCLUSION

Current research on feedback control of dc-dc power converters mostly focuses on systems with simple circuit topology (buck, boost, or buck/boost). In particular, control for soft switched PSPWM full-bridge converters is still limited to linearized design with PI or lead-lag compensators. This motivates the work presented in this paper. Although the parametric uncertainty is not considered in this work, it can be readily incorporated into the proposed design framework. This along with experimental verification will be pursued in our future study.

REFERENCES

- Balas, G., Chiang, R., Packard, A., & Safonov, M. (2005). Robust Control Toolbox™ 3.
- Becker, G., & Packard, A. (1994). Robust performance of linear parametrically varying systems using parametrically-dependent linear feedback. *Systems & Control Letters*, 23(3), 205-215.
- Brunoro, M., & Vieira, J. L. F. (1999). A high-performance ZVS full-bridge DC-DC 0-50-V/0-10-A power supply with phase-shift control. *Power Electronics, IEEE Transactions on*, 14(3), 495-505.
- Carbonell, P., Garcera, G., & Hilario, A. (1999). Fuzzy gain scheduling control of switch-mode dc/dc converters. Paper presented at the Industrial Electronics, 1999. ISIE'99. Proceedings of the IEEE International Symposium on.
- Cho, J.-H., Seong, H.-W., Jung, S.-M., Park, J.-S., Moon, G.-W., & Youn, M.-J. (2010). Implementation of digitally controlled phase shift full bridge converter for server power supply. Paper presented at the Energy Conversion Congress and Exposition (ECCE), 2010 IEEE.
- Cho, J.-G., Sabate, J. A., Hua, G., & Lee, F. C. (1996). Zero-voltage and zero-current-switching full bridge PWM converter for high-power applications. *Power Electronics, IEEE Transactions on*, 11(4), 622-628.
- Gahinet, P., & Apkarian, P. (1994). A linear matrix inequality approach to H_∞ control. *International journal of robust and nonlinear control*, 4(4), 421-448.
- Gahinet, P. (1996). Explicit controller formulas for LMI-based H_∞ synthesis. *Automatica*, 32(7), 1007-1014.
- Hua, G., Lee, F. C., & Jovanovic, M. M. (1993). An improved full-bridge zero-voltage-switched PWM converter using a saturable inductor. *Power Electronics, IEEE Transactions on*, 8(4), 530-534.
- Jang, Y., & Jovanovic, M. M. (2004). A new family of full-bridge ZVS converters. *Power Electronics, IEEE Transactions on*, 19(3), 701-708.
- Jang, Y., Jovanovic, M. M., & Chang, Y.-M. (2003). A new ZVS-PWM full-bridge converter. *Power Electronics, IEEE Transactions on*, 18(5), 1122-1129.
- Lim, J.-G., Lim, S.-H., & Chung, S.-K. (2007). Digital control of phase-shifted full bridge PWM converter. Paper presented at the Power Electronics, 2007. ICPE'07. 7th International Conference on.
- Liu, Y.-F., Meyer, E., & Liu, X. (2009). Recent developments in digital control strategies for DC/DC switching power converters. *Power Electronics, IEEE Transactions on*, 24(11), 2567-2577.
- Mweene, L. H., Wright, C. A., & Schlecht, M. F. (1989). A 1 kW, 500 kHz front-end converter for a distributed power

supply system. Paper presented at the Applied Power Electronics Conference and Exposition, 1989. APEC'89. Conference Proceedings 1989., Fourth Annual IEEE.

Mariétoz, S., Almér, S., Bâja, M., Beccuti, A. G., Patino, D., Wernrud, A., . . . Fujioka, H. (2010). Comparison of hybrid control techniques for buck and boost DC-DC converters. *Control Systems Technology, IEEE Transactions on*, 18(5), 1126-1145.

Ng, T., Leung, F., & Tam, P. (1997). A simple gain scheduled PID controller with stability consideration based on a grid-point concept. Paper presented at the Industrial Electronics, 1997. ISIE'97., Proceedings of the IEEE International Symposium on.

Oettmeier, F. M., Neely, J., Pekarek, S., DeCarlo, R., & Uthaichana, K. (2009). MPC of switching in a boost converter using a hybrid state model with a sliding mode observer. *Industrial Electronics, IEEE Transactions on*, 56(9), 3453-3466.

Olalla, C., Leyva, R., El Aroudi, A., & Garcés, P. (2009). QFT robust control of current-mode converters: application to power conditioning regulators. *International Journal of Electronics*, 96(5), 503-520.

Olalla, C., Leyva, R., El Aroudi, A., Garcés, P., & Queinnec, I. (2010). LMI robust control design for boost PWM converters. *IET Power Electronics*, 3(1), 75-85.

Redl, R., Balogh, L., & Edwards, D. W. (1994). Optimum ZVS full-bridge dc/dc converter with PWM phase-shift control: analysis, design considerations, and experimental results. Paper presented at the Applied Power Electronics Conference and Exposition, 1994. APEC'94. Conference Proceedings 1994., Ninth Annual.

Redl, R., Sokal, N. O., & Balogh, L. (1991). A novel soft-switching full-bridge DC/DC converter: Analysis, design considerations, and experimental results at 1.5 kW, 100 kHz. *Power Electronics, IEEE Transactions on*, 6(3), 408-418.

Schutten, M. J., & Torrey, D. A. (2003). Improved small-signal analysis for the phase-shifted PWM power converter. *Power Electronics, IEEE Transactions on*, 18(2), 659-669.

Torres-Pinzon, C. A., & Leyva, R. (2009). Fuzzy control in DC-DC converters: an LMI approach. Paper presented at the Industrial Electronics, 2009. IECON'09. 35th Annual Conference of IEEE.

Tseng, K. H., & Chen, C. L. (2011). Design and hardware implementation for a full-bridge phase-shift PWM DC/DC converter system with FPGA-based PI gain-scheduling control. In *Industrial Electronics and Applications (ICIEA), 2011 6th IEEE Conference on* (pp. 1578-1582). IEEE.

Vlatković, V., Sabate, J. A., Ridley, R. B., Lee, F. C., & Cho, B. H. (1992). Small-signal analysis of the phase-shifted PWM converter. *Power Electronics, IEEE Transactions on*, 7(1), 128-135.

Wu, F., Grigoriadis, K. M., & Packard, A. (2000). Anti-windup controller design using linear parameter-varying control methods. *International Journal of Control*, 73(12), 1104-1114.

Table 1 Nominal parameters of the converter

Nominal Parameters	Unit
$n=0.5$ (transformer turns ratio)	
$V_i = 160$	volt
$V_o = 50$	volt
$I_r = 10$	Ampere
$D_{\beta} = 62.5$	%
$D_{\mu_{min}} = 87.36$	%
$R = 5$	Ω
$C = 940$	μF
$L = 300$	μH
$L_{\mu} = 20$	μH
$f_s = 100$	kHz
$R_d = 4n^2 L_{\mu} f_s = 2$	Ω




Fig. 5 Magnitude plots of $H(s)$, $F(s)$, $RC(s)$, $W1_romax$ and $W1_romin$




Fig. 6 Sensitivity plots corresponding of the closed-loop systems at the four vertices




Fig. 7 The response of the output (perturbed) voltage